View STA30813TR_5518067.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1/32 sta308 april 2004 this is preliminary information on a new product foreseen to be developed. details are subject to change without notice. 8 ddx tm channels capability (24 bit) from 32khz to 192khz input sample rates supported volume control from 0 to -127 db (0.5 db steps) variable digital gain from 0 to 24db (0.5db steps) with digital limiter functionality and variable attack and release time i2s inputs and outputs individual channel and master gain/ attenuation individual channel mute and zero input detect auto-mute selectable serial audio data interface bass/treble controls channel mapping of any input to any processing/ddx tm channel active crossover capability dc blocking selectable high-pass filter selectable bass management on channel 6 selectable adjacent channel mixing capability selectable ddx tm headphone output on channels 7 & 8 selectable clock input ratio selectable de-emphasis selectable ddx tm ternary, or binary pwm output am interference reduction mode i2c control description the sta308 is a single chip solution for digital audio processing and control in multi-channel applications. it provides output capabilities for ddx tm (direct digi- tal amplification). in conjunction with a ddx tm power device, it provides high-quality, high-efficiency, all digital amplification. the device is extremely versatile allowing for input of most digital formats including 6.1 channel and 192khz, 24-bit dvd-audio. the internal 24-bit dsp allows for high resolution processing at all standard input sample frequencies. processing includes volume control, filtering, bass management, gain compression/limiting and pcm and ddx tm outputs. filtering includes five user-pro- grammable 28-bit biquads for eq per channel, as well as bass, treble and dc blocking. external clock- ing can be provided at 4 different ratios of the input sample frequency. all sample frequencies are up- sampled for processing. each internal processing channel can receive any input channel, allowing flex- ibility and the ability to perform active digital cross- over for powered loudspeaker systems. the serial audio data interface accepts many differ- ent formats, including the popular i2s format. eight channels of ddx processing are performed. tqfp64 ordering number: sta308 product preview multichannel digital audio processor with ddx?
sta308 2/32 block diagram figure 1. signal flow diagram out1a/b out2a/b out3a/b out4a/b out5a/b out6a/b out7a/b out8a/b lrcki bicki sdi12 sdi34 sdi56 sdi78 sa serial data in i 2 c channel mapping variable over- sampling treble, bass, eq (biquads) volume limiting sdo78 sdo12 sdo34 sdo56 oversampling variable down- sampling power down pwdn eapd pll pllb xti ckout scl sda lrcko bicko mvo serial data out system control system timing ddx channel mapping 1x,2x,4x interp biquads b/t volume limiter 2x interp noise & distortion reduction pwm ddx output interp_rate 8 inputs from i2s scale & mix bme channels 1-8 1st stage interpolation output bass management (channel 6 only) ddx headphone (channels 7&8 only)
3/32 sta308 in connection (top view) pin function pin name type description pad type 1 mvo i master volume override cmos input buffer with pull-down 3, 12, 24, 28, 35, 44, 52, 59 vdd3 3.3v digital supply 3.3v digital power supply voltage (pad ring) 2, 4, 13, 27, 36, 45, 53, 60 gnd digital ground digital ground 5, 14, 26, 37, 46, 54, 61 vdd 2.5v digital supply 2.5v digital power supply voltage (core + ring) 6 sdi_78 i input i2s serial data channels 7 & 8 5v tolerant ttl input buffer 7 sdi_56 i input i2s serial data channels 5 & 6 5v tolerant ttl input buffer 8 sdi_34 i input i2s serial data channels 3 & 4 5v tolerant ttl input buffer 9 sdi_12 i input i2s serial data channels 1 & 2 5v tolerant ttl input buffer 10 lrcki i inputs i2c left/right clock 5v tolerant ttl input buffer 11 bicki i inputs i2c serial clock 5v tolerant ttl input buffer 15 reset i global reset 5v tolerant ttl schmitt trigger input buffer 16 pllb i pll bypass cmos input buffer with pull-down 17 sa i select address (i2c) cmos input buffer with pull-down 18 sda i/o i2c serial data bidirectional buffer: 5v tolerant ttl schmitt trigger input; 3.3v capable 2 ma slew-rate control output; 19 scl i i2c serial clock 5v tolerant ttl schmitt trigger input buffer 1 2 3 5 6 4 7 8 9 10 27 11 28 29 30 31 32 59 58 57 56 54 55 53 52 51 50 49 43 42 41 39 38 40 48 47 46 44 45 s di_78 vdd gnd gnd mvo vdd3 bicki lrcki s di_12 s di_56 s di_34 vdda gnda vdd3 ckout gnd vdd vdd3 out8_b out8_a out7_b out7_a vdd3 sdo_3 4 sdo_1 2 lrcko vdd bicko gnd vdd3 eapd out1_ a out1_ b out3_ a out3_ b out4_ a out5_ a out5_ b out4_ b out2_ a out2_ b vdd vdd3 gnd d02au1356 22 23 24 25 26 60 gnd 61 vdd 62 sdo_5 6 63 sdo_7 8 64 pwdn sa sda scl xti f ilter_pll 17 18 19 20 21 37 36 34 33 35 vdd gnd out6_ a out6_ b vdd3 12 13 14 15 16 pllb r eset vdd vdd3 gnd
sta308 4/32 pin name type description pad type 20 xti i crystal oscillator input (clock input) 3.3v tolerant ttl schmitt trigger input buffe r 21 filter_pll pll filter analog pad 22 vdda pll 2.5v supply 2.5v analog power supply voltage 23 gnda pll ground analog ground 25 ckout o clock output 3.3v capable ttl tristate 4ma output buffer 29 out8_b o pwm channel 8 output b 3.3v capable ttl 2ma output buffer 30 out8_a o pwm channel 8 output a 3.3v capable ttl 2ma output buffer 31 out7_b o pwm channel 7 output b 3.3v capable ttl 2ma output buffer 32 out7_a o pwm channel 7 output a 3.3v capable ttl 2ma output buffer 33 out6_b o pwm channel 6 output b 3.3v capable ttl 2ma output buffer 34 out6_a o pwm channel 6 output a 3.3v capable ttl 2ma output buffer 38 out5_b o pwm channel 5 output b 3.3v capable ttl 2ma output buffer 39 out5_a o pwm channel 5 output a 3.3v capable ttl 2ma output buffer 40 out4_b o pwm channel 4 output b 3.3v capable ttl 2ma output buffer 41 out4_a o pwm channel 4 output a 3.3v capable ttl 2ma output buffer 42 out3_b o pwm channel 3 output b 3.3v capable ttl 2ma output buffer 43 out3_a o pwm channel 3 output a 3.3v capable ttl 2ma output buffer 47 out2_b o pwm channel 2 output b 3.3v capable ttl 2ma output buffer 48 out2_a o pwm channel 2 output a 3.3v capable ttl 2ma output buffer 49 out1_b o pwm channel 1 output b 3.3v capable ttl 2ma output buffer 50 out1_a o pwm channel 1 output a 3.3v capable ttl 2ma output buffer 51 eapd o external amplifier power down 3.3v capable ttl 2ma output buffer 55 bicko o output i2s serial clock 3.3v capable ttl 2ma output buffer 56 lrcko o output i2s left/right clock 3.3v capable ttl 2ma output buffer 57 sdo_12 o output i2s serial data channels 1 & 2 3.3v capable ttl 2ma output buffer 58 sdo_34 o output i2s serial data channels 3 & 4 3.3v capable ttl 2ma output buffer 62 sdo_56 o output i2s serial data channels 5 & 6 3.3v capable ttl 2ma output buffer 63 sdo_78 o output i2s serial data channels 7 & 8 3.3v capable ttl 2ma output buffer 64 pwdn i device powerdown 5v tolerant ttl schmitt trigger input buffer pin function (continued)
5/32 sta308 absolute maximum ratings thermal data recommended dc operating conditions symbol parameter value unit v dd_3.3 3.3v i/o power supply -0.5 to 4 v v dd_2.5 2.5v logic power supply -0.5 to 3.3 v v i voltage on input pins -0.5 to (vdd+0.5) v v o voltage on output pins -0.5 to (vdd+0.3) v t stg storage temperature -40 to +150 c t amb ambient operating temperature -20 to +85 c symbol parameter value unit r thj-amb thermal resistance junction to ambient 85 c/w symbol parameter value unit v dd_3.3 i/o power supply 3.0 to 3.6 v v dd_2.5 logic power supply 2.3 to 2.7 v t j operating junction temperature -20 to +125 c
sta308 6/32 electrical characteristcs (v dd3 = 3.3v 0.3v; v dd = 2.5v 0.2v; t amb = 0 to 70 c; unless other- wise specified) general interface electrical characteristics note 1: the leakage currents are generally very small, < 1na. th e values given here are maximum after an electrostatic stress o n the pin. note 2: human body model; except for v dd pins vs gnd that substain 100v dc electrical characteristics: 3.3v buffers dc electrical characteristics: 2.5v buffers notes: 1. source/sink current under worst-case conditions. symbol parameter test condition min. typ. max. unit note i il low level input no pull-up v i = 0v 1 a1 i ih high level input no pull-down v i = v dd3 2 a1 i oz tristate output leakage without pullup/down v i = v dd3 2 a1 v esd electrostatic protection leakage < 1 a1000 v2 symbol parameter test condition min. typ. max. unit v il low level input voltage 0.8 v v ih high level input voltage 2.0 v v ilhyst low level threshold input falling 0.8 1.35 v v ihhyst high level threshold input rising 1.3 2.0 v v hyst schmitt trigger hysteresis 0.3 0.8 v v ol low level output ioi = 100ua 0.2 v v oh high level output ioh = -100ua ioh = -2ma vdd3-0.2 2.4 v v symbol parameter test condition min. typ. max. unit v ilst low level input voltage schmitt input 0.26*vdd v v ihst high level input voltage schmitt input 0.7*vdd v v ilhyst low level threshold non schmitt, input falling 0.5*vdd v v ihhyst high level threshold non schmitt, input rising 1.3 0.5*vdd 2.0 v v hyst schmitt trigger hysteresis 0.23*vdd v v ol low level output note 1 0.15*vdd v v oh high level output note 1 0.85*vdd v
7/32 sta308 1.0 pin descriprtion 1.1 mvo: master volume override this pin enables the user to bypass the volume control on all channels. when mvo is pulled high, the master volume register is set to 00h, which corresponds to its full scale setting. the master volume register setting offsets the individual channel volume settings, which default to 0db. 1.2 sdi_12 through 78: serial data in audio information enters the device here. six format choice s are available including i2s, left- or right-justified, lsb or msb first, with word widths of 16, 18, 20 and 24 bits. 1.3 reset driving this pin (low) turns off the outputs and returns all settings to their defaults. 1.4 i2c the sa, sda and scl pins operate per the philips i2c specification. see section 2. 1.5 pll: phase locked loop the phase locked loop section provides the system timing signals and ckout. 1.6 ckout: clock out system synchronization and master clocks are provided by the ckout. 1.7 out1 through out8: pwm outputs the pwm outputs provide the input signal for the power devices. 1.8 eapd: external amplifier power-down this signal can be used to control the power-down of ddx power devices. 1.9 sdo_12 through 78: serial data out audio information exits the device here. six different format choices are available including i2s, left- or right- justified, lsb or msb first, with word widths of 16, 18, 20 and 24 bits. 1.10 pwdn: device power-down this puts the sta308 into a low-power state via appropriate power-down sequence. pulling pwdn low begins power-down sequence, and eapd goes low ~30ms later. 2.0 ii2c bus specification the sta308 supports the i2c protocol. this protocol defines any device that sends data on to the bus as a transmitter and any device that reads the data as a receiver. the device that controls the data transfer is known as the master and the other as the slave. the master always starts the transfer and provides the serial clock for synchronization. the sta308 is always a slave device in all of its communications.
sta308 8/32 2.1 communication protocol 2.1.1 data transition or change data changes on the sda line must only occur when the scl clock is low. sda transition while the clock is high is used to identify a start or stop condition. 2.1.2 start condition start is identified by a high to low transition of the data bus sda signal while the clock signal scl is stable in the high state. a start condition must precede any command for data transfer. 2.1.3 stop condition stop is identified by low to high transition of the data bus sda signal while the clock signal scl is stable in the high state. a stop condition terminates communication between sta308 and the bus master. 2.1.4 data input during the data input the sta308 samples the sda signal on the rising edge of clock scl. for correct device operation the sda signal must be stable during the rising edge of the clock and the data can change only when the scl line is low. 2.2 device addressing to start communication between the master and the sta308, the master must initiate with a start condition. following this, the master sends onto the sda line 8-bits (msb first) corresponding to the device select address and read or write mode. the 7 most significant bits are the device address identifiers, corresponding to the i2c bus definition. in the sta308 the i2c interface has two device addresses depending on the sa pin configuration, 0x30 or 0011000x when sa = 0, and 0x32 or 0011001x when sa = 1. the 8th bit (lsb) identifies read or write operation rw, this bit is set to 1 in read mode and 0 for write mode. after a start condition the sta308 identifies on the bus the device address and if a match is found, it acknowl- edges the identification on sda bus during the 9th bit time. the byte following the device identification byte is the internal space address. 2.3 write operation following the start condition the master sends a device select code with the rw bit set to 0. the sta308 acknowledges this and the writes for the byte of internal address. after receiving the internal byte address the sta308 again responds with an acknowledgement. 2.3.1 byte write in the byte write mode the master sends one data byte, this is acknowledged by the sta308. the master then terminates the transfer by generating a stop condition. 2.3.2 multi-byte write the multi-byte write modes can start from any internal address. the master generating a stop condition ter- minates the transfer.
9/32 sta308 write mode sequence read mode sequence table 1. register summary addressnamed7d6d5d4d3d2 d1 d0 00h confa mpc hpe bme ir1 ir0 mcs2 mcs1 mcs0 01h confb drc zce saifb sai2 sai1 sai0 zde dspb 02h confc hpb res res res res res om1 om0 03h confd bql psl cos1 cos0 c78bo c56bo c34bo c12bo 04h confe res saofb sao2 sao1 sao0 demp volen mixe 05h conff eapd ame cod i2sd pwmd 06h mmute mmute 07h mvol mv7 mv6 mv5 mv4 mv3 mv2 mv1 mv0 08h cmute c8m c7m c6m c5m c4m c3m c2m c1m 09h c1vol c1v7 c1v6 c1v5 c1v4 c1v3 c1v2 c1v1 c1v0 0ah c2vol c2v7 c2v6 c2v5 c2v4 c2v3 c2v2 c2v1 c2v0 0bh c3vol c3v7 c3v6 c3v5 c3v4 c3v3 c3v2 c3v1 c3v0 0ch c4vol c4v7 c4v6 c4v5 c4v4 c4v3 c4v2 c4v1 c4v0 0dh c5vol c5v7 c5v6 c5v5 c5v4 c5v3 c5v2 c5v1 c5v0 0eh c6vol c6v7 c6v6 c6v5 c6v4 c6v3 c6v2 c6v1 c6v0 0fh c7vol c7v7 c7v6 c7v5 c7v4 c7v3 c7v2 c7v1 c7v0 dev-addr ack start rw sub-addr ack data in ack stop byte write dev-addr ack start rw sub-addr ack data in ack stop multibyte write data in ack dev-addr ack start rw data no ack stop current address read dev-addr ack start rw sub-addr ack dev-addr ack stop random address read data no ack start rw dev-addr ack start data ack data ack stop sequential current read data no ack dev-addr ack start rw sub-addr ack dev-addr ack sequential random read data ack start rw data ack no ack stop data rw= high
sta308 10/32 10h c8vol c8v7 c8v6 c8v5 c8v4 c8v3 c8v2 c8v1 c8v0 11h c12im c2im2 c2im1 c2im0 c1im2 c1im1 c1im0 12h c34im c4im2 c4im1 c4im0 c3im2 c3im1 c3im0 13h c56im c6im2 c6im1 c6im0 c5im2 c5im1 c5im0 14h c78im c8im2 c8im1 c8im0 c7im2 c7im1 c7im0 15h c1234ls c4ls1 c4ls0 c3ls1 c3ls0 c2ls1 c2ls0 c1ls1 c1ls0 16h c5678ls c8ls1 c8ls0 c7ls1 c7ls0 c6ls1 c6ls0 c5ls1 c5ls0 17h l1ar l1r3 l1r2 l1r1 l1r0 l1a3 l1a2 l1a1 l1a0 18h l1atrt l1at3 l1at2 l1at1 l1at0 l1rt3 l1rt2 l1rt1 l1rt0 19h l2ar l2r3 l2r2 l2r1 l2r0 l2a3 l2a2 l2a1 l2a0 1ah l2atrt l2at3 l2at2 l2at1 l2at0 l2rt3 l2rt2 l2rt1 l2rt0 1bh tone ttc3 ttc2 ttc1 ttc0 btc3 btc2 btc1 btc0 1ch cfaddr cfa7 cfa6 cfa5 cfa4 cfa3 cfa2 cfa1 cfa0 1dh b2cf1 c1b23 c1b22 c1b21 c1b20 c1b19 c1b18 c1b17 c1b16 1eh b2cf2 c1b15 c1b14 c1b13 c1b12 c1b11 c1b10 c1b9 c1b8 1fh b2cf3 c1b7 c1b6 c1b5 c1b4 c1b3 c1b2 c1b1 c1b0 20h b0cf1 c2b23 c2b22 c2b21 c2b20 c2b19 c2b18 c2b17 c2b16 21h b0cf2 c2b15 c2b14 c2b13 c2b12 c2b11 c2b10 c2b9 c2b8 22h b0cf3 c2b7 c2b6 c2b5 c2b4 c2b3 c2b2 c2b1 c2b0 23h a2cf1 c3b23 c3b22 c3b21 c3b20 c3b19 c3b18 c3b17 c3b16 24h a2cf2 c3b15 c3b14 c3b13 c3b12 c3b11 c3b10 c3b9 c3b8 25h a2cf3 c3b7 c3b6 c3b5 c3b4 c3b3 c3b2 c3b1 c3b0 26h a1cf1 c4b23 c4b22 c4b21 c4b20 c4b19 c4b18 c4b17 c4b16 27h a1cf2 c4b15 c4b14 c4b13 c4b12 c4b11 c4b10 c4b9 c4b8 28h a1cf3 c4b7 c4b6 c4b5 c4b4 c4b3 c4b2 c4b1 c4b0 29h b1cf1 c5b23 c5b22 c5b21 c5b20 c5b19 c5b18 c5b17 c5b16 2ah b1cf2 c5b15 c5b14 c5b13 c5b12 c5b11 c5b10 c5b9 c5b8 2bh b1cf3 c5b7 c5b6 c5b5 c5b4 c5b3 c5b2 c5b1 c5b0 2ch cfud wa w1 2dh dc1 res res res res res res res res 2eh dc2 res res res res res res res res 2fh bist1 res res res res res res res res 30h bist2 res res res res res
11/32 sta308 3.0 configuration register a (address 00h) 3.0.1 master clock select the sta308 will support sample rates of 32khz, 44.1khz, 48khz, 88.2khz, 96khz, 176.4khz, and 192khz. therefore the internal clock will be: ? 65.536mhz for 32khz ? 90.3168mhz for 44.1khz, 88.2khz, and 176.4khz ? 98.304mhz for 48khz, 96khz, and 192khz the external clock frequency provided to the xti pin must be a multiple of the input sample frequency(fs). the relationship between the input clock and the input sample rate is determined by both the mcsx and the irx (in- put rate) register bits. the mcsx bits determine the pll factor generating the internal clock and the irx bits determine the oversampling ratio used internally. 3.0.2 interpolation ratio select the sta308 has variable interpolation (oversampling) settings such that internal processing and ddx output rates remain consistent. the first processing block interpolates by either 4 times, 2 times, or 1 time (pass- through). the ir bits determine the oversampling ratio of this interpolation. table 2. ir bit settings as a function of input sample rate. bitd7d6d5d4d3d2d1d0 name mpc hpe bme ir1 ir0 mcs2 mcs1 mcs0 rst 10000011 bit r/w rst name description 0r/w 1 mcs0 master clock select : selects the ratio between the input i 2 s sample frequency and the input clock. 1r/w 1 mcs1 2r/w 0 mcs2 input sample rate fs (khz) ir mcs(2..0) 1xx 011 010 001 000 32, 44.1, 48 00 128fs 256fs 384fs 512fs 768fs 88.2, 96 01 64fs 128fs 192fs 256fs 384fs 176.4, 192 10 64fs 128fs 192fs 256fs 384fs bit r/w rst name description 3r/w 0 ir0 interpolation ratio select : selects internal interpolation ratio based on input i 2 s sample frequency 4r/w 0 ir1 input sample rate fs ir(1,0) 1 st stage interpolation ratio 32khz 00 4 times oversampling 44.1khz 00 4 times oversampling 48khz 00 4 times oversampling 88.2khz 01 2 times oversampling 96khz 01 2 times oversampling 176.4khz 10 pass-through 192khz 10 pass-through
sta308 12/32 3.0.3 bass management enable channel 6 of the sta308 features a bass management mode that enables redirection of information in all other channels to this channel and which can then be filtered appropriately using the eq(biquad) section. setting the bme bit selects the output of the scale and mix block for channel 6 instead of the output of the channel mapping block. the settings for the scale and mix block are provided by the cxbms registers 3.0.4 ddx headphone output enable channels 7 and 8 of the sta308 have the option to be processed for headphones. the headphone output can then be driven using an appropriate output device. this signal is a fully differential 3-wire drive called ddx headphone 3.0.5 max power correction setting the mpc bit turns on special processing that corrects the ddx power device at high power. this mode should lower the thd+n of a full ddx system at maximum power output and slightly below. this mode will only be operational in om= 00 or 10. 3.1 configuration register b (address 01h) 3.1.1 dsp bypass setting the dspb bit bypasses the biquad and bass/treble functionality of the sta308. 3.1.2 zero-detect mute enable setting the zde bit enables the zero-detect automatic mute. the zero-detect circuit looks at the input data to each processing channel after the channel mapping block. if any channel receives 2048 consecutive zero value samples (regardless of fs) then that individual channel is muted if this function is enabled. bit r/w rst name description 5 r/w 0 bme bass management enable : 0 ? no bass management 1 ? bass management operation on channel 6, scale and add inputs bit r/w rst name description 6 r/w 0 hpe ddx headphone enable : 0 ? channels 7,8 normal ddx operation. 1 ? channels 7,8 ddx headphone operation. bit r/w rst name description 7 r/w 1 mpc max power correction : setting of 1 enables ddx correction for thd reduction near maximum power output. bitd7d6d5d4d3d2d1d0 name drc zce saifb sai2 sai1 sai0 zde dspb rst 01000010 bit r/w rst name description 0 r/w 0 dspb dsp bypass bit : 0 ? normal operation 1 ? bypass of biquad and bass/treble functionality bit r/w rst name description 1 r/w 1 zde zero-detect mute enable : setting of 1 enables the automatic zero-detect mute
13/32 sta308 serial audio input interface format the sta308 features a configurable digital serial audio interface. the settings of the saix bits determine how the input to this interface is interpreted. six formats are accepted. table 3. interface format as a function of sai bits. figure 2. serial audio signals bit r/w rst name description 2 r/w 0 sai0 serial audio input interface format : determines the interface format of the input serial digital audio interface. 3r/w 0 sai1 4r/w 0 sai2 sai(2..0) interface format 000 i 2 s 001 left-justified data 010 right-justified 16-bit data 011 right-justified 18-bit data 100 right-justified 20-bit data 101 right-justified 24-bit data sai=000 i 2 s s ai=001 left justified lrclk left right sclk sdata lsb msb lsb msb msb lrclk left right sclk sdata lsb msb lsb msb msb s ai=010 to 101 right justified lrclk left right sclk sdata lsb msb lsb msb msb
sta308 14/32 3.1.3 serial audio input interface first bit 3.1.4 zero-crossing volume enable the zce bit enables zero-crossing volume adjustments. when volume is adjusted on digital zero-crossings, "zipper noise" is eliminated 3.1.5 dynamic range compression/anti-clipping bit both limiters can be used in one of two ways, anti-clipping or dynamic range compression. when used in anti- clipping mode the limiter threshold values are constant and dependent on the gain/attenuation settings applied to the input signal. in dynamic range compression mode the limiter threshold values vary with the volume set- tings allowing for limiting to occur independently of the gain/attenuation but dependent on the input signal 3.2 configuration register c (address 02h) 3.2.1 ddx power output mode the ddx power output mode selects how the ddx output timing is configured. different power devices use different output modes. the ddx recommended use is om = 00. the variable mode uses the omvx bits for adjustment bit r/w rst name description 5 r/w 0 saifb determines msb or lsb first for all sai formats 0 ? msb first, 1 ? lsb first bit r/w rst name description 6 r/w 1 zce zero-crossing volume enable : 1 ? volume adjustments will only occur at digital zero-crossings 0 ? volume adjustments will occur immediately bit r/w rst name description 7 r/w 0 drc dynamic range compression/anti-clipping 0 ? limiters act in anti-clipping mode 1- limiters act in dynamic range compression mode bit d7 d6 d5 d4d3d2d1 d0 name hpb res res res res res om1 om0 rst 01 1 11100 bit r/w rst name description 0 r/w 0 om0 ddx power output mode : selects configuration of ddx output. 1r/w 0 om1 om(1,0) output stage - mode 00 fixed compensation 01 reserved 10 full power moderecomanded for sta500 and sta505 11 reserved
15/32 sta308 3.2.2 high-pass filter bypass the sta308 features an internal digital high-pass filter for the purpose of ac coupling. the purpose of this filter is to prevent dc signals from passing through a ddx amplifier. dc signals can cause speaker damage 3.3 configuration register d (address 03h) 3.3.1 binary output enable registers each two-channel pair of outputs can be set to output a binary pwm stream. in this mode, output a of a channel will be considered the positive output and output b is negative inverse. for example, setting c34bo = 1 sets channels 3&4 to binary output (pwm) mode. 3.3.2 clock output select the clock output select register selects the frequency of the clock output pin relative to the pll clock output. the pll clock runs at 2048fs for 32, 44.1, and 48khz, at 1024fs for 88.2khz and 96 khz, and at 512fs for 176.4khz and 192khz. 3.3.3 post-scale link for multi-channel applications, the post-scale values can be linked to the value of channel 1 for ease of use and update the values faster. bit r/w rst name description 7 r/w 0 hpb high-pass filter bypass bit. setting of one bypasses internal ac coupling digital high-pass filter bit d7 d6 d5 d4d3d2d1 d0 name bql psl cos1 cos0 c78bo c56bo c34bo c12bo rst 00 1 00000 bit r/w rst name description 0 r/w 0 c12bo channels 1&2, 3&4, 5&6, 7&8 binary output mode enable bits. a setting of 0 indicates ordinary ddx tri-state output. a setting of 1 indicates binary output mode. 1r/w 0 c34bo 2r/w 0 c56bo 3r/w 0 c78bo bit r/w rst name description 4 r/w 0 cos0 clock output select 5 r/w 1 cos1 clock output select cos(1,0) ckout frequency 01 pll output/4 10 pll output/8 11 pll output/16 bit r/w rst name description 6 r/w 0 psl post-scale link :0 ? each channel uses individual post-scale value 1 - each channel uses channel 1 post-scale value
sta308 16/32 3.3.4 biquad coefficient link for ease of use, all channels can use the biquad coefficients loaded into the channel 1 coefficient ram space by setting the bql bit to 1. then any eq updates would only have to be performed once. 3.4 configuration register e (address 04h) the scale and mix functionality can be used to mix adjacent channels instead of for bass management. by set- ting this bit(bme must be set to 0) odd channels will be mixed with their adjacent even channel and output in the place of the even channel. the odd channel wills pass-through unscaled. the values used for this function are the same as for bass management. since this function occurs post channel mapping a large number of possibilities are present for two channel mixing. up to four mixed channels can be obtained. when volen set to 1, volume operation is normal. when set to 0, volume operation is bypassed and the vol- ume stages are all set to pass-through. this also eliminates the digital volume offset of ~-0.6db that is used to map full-scale digital input to full ddx modulation output. by setting this bit to one deemphasis will implemented on all channels. when this is used it takes the place of biquad #1 in each channel and any coefficients using biquad #1 will be ignored. dspb(dsp bypass) bit must be set to 0 for deemphasis to function. the sta308 features a configurable digital serial audio interface. the settings of the saix bits determine how the output to this interface is interpreted. six formats are accepted. bit r/w rst name description 7 r/w 0 bql biquad link : 0 ? each channel uses coefficient values 1- each channel uses channel 1 coefficient values bit d7 d6 d5 d4d3d2d1 d0 name res saofb sao2 sao1 sao0 demp volen mixe rst 00 0 00010 bit r/w rst name description 0 r/w 0 mixe mix enable: 0 ? normal operation 1 - adjacent channel mix mode bit r/w rst name description 1 r/w 1 volen volume enable: 0 ? volume operation bypassed 1 - volume operation normal bit r/w rst name description 2 r/w 0 demp deemphasis : 0 ? no deemphasis, 1- deemphasis bit r/w rst name description 3 r/w 0 sao0 serial audio output interface format : determines the interface format of the output serial digital audio interface. 4r/w 0 sao1 5r/w 0 sao2
17/32 sta308 table 4. interface format as a function of sao bits. 3.5 configuration register f (address 05h) the sta308 features a ddx processing mode that minimizes the amount of noise generated in frequency range of am radio. this mode is intended to be used when ddx is operating in a device with an am tuner active. the snr of the ddx processing is reduced to ~83db in this mode, which is still greater than the snr of am radio. this output bit, on pin 51 of the device, is used to mute the ddx power devices for power-down. 3.6 master mute register (address 06h) sao(2..0) interface format 000 i 2 s 001 left-justified data 010 right-justified 16-bit data 011 right-justified 18-bit data 100 right-justified 20-bit data 101 right-justified 24-bit data bit r/w rst name description 6r/w0saofb determines msb or lsb first for all sao formats; 0 ? msb first 1 ? lsb first bit d7 d6 d5 d4d3d2d1 d0 name eapd ame cod sid pwmd rst 00000 bit r/w rst name description 0 r/w 0 pwmd pwm output disable: 0 ? pwm output normal 1- no pwm output 1r/w 0 sid serial interface(i 2 s out) disable: 0 ? i 2 s output normal 1- no i 2 s output 2 r/w 0 cod clock output disable: 0 ? clock output normal 1- no clock output 3 r/w 0 ame am mode enable : 0 ? normal ddx operation. 1 ? am reduction mode ddx operation. bit r/w rst name description 7 r/w 0 eapd external amplifier power down: 0 ? external power stage power down active 1 - normal operation bit d7 d6 d5 d4d3d2d1 d0 name mmute rst 0
sta308 18/32 3.7 master volume register (address 07h) 3.8 channels 1,2,3,4,5,6,7,8 mute (address 08h) 3.9 channel 1 volume (address 09h) 3.10 channel 2 volume (address 0ah) 3.11 channel 3 volume (address 0bh) 3.12 channel 4 volume (address 0ch) 3.13 channel 5 volume (address 0dh) bit d7 d6 d5 d4d3d2d1 d0 name mv7 mv6 mv5 mv4 mv3 mv2 mv1 mv0 rst 11 1 11111 bit d7 d6 d5 d4d3d2d1 d0 name c8m c7m c6m c5m c4m c3m c2m c1m rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c1v7 c1v6 c1v5 c1v4 c1v3 c1v2 c1v1 c1v0 rst 00 1 10000 bit d7 d6 d5 d4d3d2d1 d0 name c2v7 c2v6 c2v5 c2v4 c2v3 c2v2 c2v1 c2v0 rst 00 1 10000 bit d7 d6 d5 d4d3d2d1 d0 name c3v7 c3v6 c3v5 c3v4 c3v3 c3v2 c3v1 c3v0 rst 001 10000 bit d7 d6 d5 d4d3d2d1 d0 name c4v7 c4v6 c4v5 c4v4 c4v3 c4v2 c4v1 c4v0 rst 00 1 10000 bit d7 d6 d5 d4d3d2d1 d0 name c5v7 c5v6 c5v5 c5v4 c5v3 c5v2 c5v1 c5v0 rst 00 1 10000
19/32 sta308 3.14 channel 6 volume (address 0eh) 3.15 channel 7 volume (address 0fh) 3.16 channel 8 volume (address 10h) the volume structure of the sta308 consists of individual volume registers for each channel and a master vol- ume register that provides an offset to each channels volume setting. the individual channel volumes are ad- justable in 0.5db steps from +24db to -103db. as an example if c5v = 0bh or +18.5db and mv = 21h or - 16.5db, then the total gain for channel 5 = +2db. the master mute when set to 1 will mute all channels at once, whereas the individual channel mutes(cxm) will mute only that channel. both the master mute and the channel mutes provide a "soft mute" with the volume ramping down to mute in 8192 samples from the maximum volume setting at the internal processing rate(~192khz). a "hard mute" can be obtained by commanding a value of all 1's(255) to any channel volume register or the master volume register. when volume offsets are provided via the master volume register any channel that whose total volume is less than -103db will be muted. all changes in volume take place at zero-crossings when zce = 1(configuration register b) on a per channel basis as this creates the smoothest possible volume transitions. when zce=0, volume updates will occur immediately. table 5. master volume offset as a function of mv(7..0). bit d7 d6 d5 d4d3d2d1 d0 name c6v7 c6v6 c6v5 c6v4 c6v3 c6v2 c6v1 c6v0 rst 00 1 10000 bit d7 d6 d5 d4d3d2d1 d0 name c7v7 c7v6 c7v5 c7v4 c7v3 c7v2 c7v1 c7v0 rst 00 1 10000 bit d7 d6 d5 d4d3d2d1 d0 name c8v7 c8v6 c8v5 c8v4 c8v3 c8v2 c8v1 c8v0 rst 00 1 10000 mv(7..0) volume offset from channel value 00000000(00h) 0db 00000001(01h) -0.5db 00000010(02h) -1db ?? 01001100(4ch) -38db ?? 11111110(feh) -127db 11111111(ffh) hard master mute
sta308 20/32 channel volume as a function of cxv(7..0) 3.17 channel input mapping channels 1 & 2 (address 11h) 3.18 channel input mapping channels 3 & 4 (address 12h) 3.19 channel input mapping channels 5 & 6 (address 13h) 3.20 channel input mapping channels 7 & 8 (address 14h) each channel received via i2s can be mapped to any internal processing channel via the channel input map- ping registers. this allows for flexibility in processing, simplifies output stage designs, and enables the ability to perform crossovers. the default settings of these registers map each i2s input channel to its corresponding processing channel. for example, to map input 2 to channel 5, set address 11h, bits d6, d5 and d4 to 100. now, inputs 2 and 5 go to channel 5. cxv(7..0) volume 00000000(00h) +24db 00000001(01h) +23.5db 00000010(02h) +23db ?? 00101111(2fh) +0.5db 00110000(30h) 0db 00110001(31h) -0.5db ?? 11111110(feh) -103db 11111111(ffh) hard channel mute bit d7 d6 d5 d4d3d2d1 d0 name c2im2 c2im1 c2im0 c1im2 c1im1 c1im0 rst 00 1 000 bit d7 d6 d5 d4d3d2d1 d0 name c4im2 c4im1 c4im0 c3im2 c3im1 c3im0 rst 01 1 010 bit d7 d6 d5 d4d3d2d1 d0 name c6im2 c6im1 c6im0 c5im2 c5im1 c5im0 rst 10 1 100 bit d7 d6 d5 d4d3d2d1 d0 name c8im2 c8im1 c8im0 c7im2 c7im1 c7im0 rst 11 1 110
21/32 sta308 table 6. channel mapping as a function of cxim bits sta308 output phasing 3.21 channel limiter select channels 1,2,3,4 (address 15h) 3.22 channel limiter select channels 5,6,7,8 (address 16h) cxim(2..0) i 2 s input mapped to: 000 channel 1 001 channel 2 010 channel 3 011 channel 4 100 channel 5 101 channel 6 110 channel 7 111 channel 8 bit d7 d6 d5 d4d3d2d1 d0 name c4ls1 c4ls0 c3ls1 c3ls0 c2ls1 c2ls0 c1ls1 c1ls0 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c8ls1 c8ls0 c7ls1 c7ls0 c6ls1 c6ls0 c5ls1 c5ls0 rst 00 0 00000 ch1 ch2 ch3 ch4 ch5 ch6 ch7 ch8 1/384khz or 2.874us 8:1 mux channel 1 channel 2 channel 3 channel 4 channel 5 channel 6 channel 7 channel 8 channel x cxim(2..0) 3
sta308 22/32 3.23 limiter 1 attack/release rate (address 17h) 3.24 limiter 1 attack/release threshold (address 18h) 3.25 limiter 2 attack/release rate (address 19h) 3.26 limiter 2 attack/release threshold (address 1ah) basic limiter and volume flow diagram . a limiter is basically a variable gain device, where the amount of gain applied depends on the input signal level. as the name implies, compression limits the dynamic range of the signal. the sta308 includes 2 independent limiter blocks. the purpose of the limiters is to automatically reduce the dynamic range of the input signal to prevent the out- puts from clipping in anti-clipping mode or to actively reduce the dynamic range for a better listening environ- ment such as a night-time listening mode which is often needed for dvds. the two modes are selected via the drc bit in configuration regi ster b; address 0x02, bit 7. each channel can be mapped to either limiter or not mapped. non-mapped channels will clip when 0dbfs is exceeded. each limiter will look at the present value of each channel that is mapped to it, select the maximum bit d7 d6 d5 d4d3d2d1 d0 name l1r3 l1r2 l1r1 l1r0 l1a3 l1a2 l1a1 l1a0 rst 10 1 00110 bit d7 d6 d5 d4d3d2d1 d0 name l1at3 l1at2 l1at1 l1at0 l1rt3 l1rt2 l1rt1 l1rt0 rst 01 1 00111 bit d7 d6 d5 d4d3d2d1 d0 name l2r3 l2r2 l2r1 l2r0 l2a3 l2a2 l2a1 l2a0 rst 10 1 00110 bit d7 d6 d5 d4d3d2d1 d0 name l2at3 l2at2 l2at1 l2at0 l2rt3 l2rt2 l2rt1 l2rt0 rst 01 1 00111 gain attenuation saturation rms limiter gain/volume input outpu t
23/32 sta308 absolute value of all these channels, perform the limiting algorithm on that value, and then, if needed, adjust the gain of the mapped channels in unison. the limiter attack thresholds are determined by the lxat registers. it is recommended in anti-clipping mode to set this to 0dbfs, which corresponds to the maximum unclipped output power of a ddx amplifier. since gain can be added digitally within the sta308 it is possible to exceed 0dbfs or any other lxat setting. when this occurs, the limiter, when active, will automatically start reducing the gain. the rate at which the gain is reduced when the attack threshold is exceeded is dependent upon the attack rate register setting for that limiter. the gain reduction occurs on a peak-detect algorithm. the release of limiter (uncompression), when the gain is again increased, is dependent on a rms-detect algo- rithm. the output of the volume/limiter block is passed through a rms filter. the output of this filter is compared to the release threshold, determined by the release threshold register. when the rms filter output falls below the release threshold, the gain is again increased (uncompressed) at a rate dependent upon the release rate register. the gain can never be increased past its set value and therefore the release will only occur if the limiter has already reduced the gain. the release threshold value can be used to set what is effectively a minimum dynamic range, this is helpful as over-limiting can reduce the dynamic range to virtually zero and cause program material to sound "lifeless". in ac mode the attack and release thresholds are set relative to full-scale. in drc mode the attack threshold is set relative to the maximum volume setting of the channels mapped to that limiter and the release threshold is set relative to the maximum volume setting plus the attack threshold. table 7. channel limiter mapping as a function of cxls bits. table 8. limiter attack rate as a function of lxa bits. note: shaded areas are default settings cxls(1,0) channel limiter mapping 00 channel has limiting disabled 01 channel is mapped to limiter #1 10 channel is mapped to limiter #2 lxa(3..0) attack rate db/ms 0001 0010 0011 lxa(3..0) 1.3536 0000 0.9024 0110 0.4512 0111 0.2256 1000 0.1504 1001 0.1123 1010 0.0902 1011 0.0752 1100 0.0645 1101 0.0564 1110 0.0501 1111 0.0451
sta308 24/32 table 9. limiter release rate and uncompression threshold as a function of lxr bits table 10. limiter attack threshold as a function of lxat bits. lxr(3..0) release rate db/ms 0000 0.5116 0001 0.1370 0010 0.0744 0011 0.0499 0100 0.0360 0101 0.0299 0110 0.0264 0111 0.0208 1000 0.0198 1001 0.0172 1010 0.0147 1011 0.0137 1100 0.0134 1101 0.0117 1110 0.0110 1111 0.0104 lxat(3..0) ac(db relative to fs) drc(db relative to volume) 0000 -12 -22 0001 -10 -20 0010 -8 -18 0011 -6 -16 0100 -4 -14 0101 -2 -12 0110 0 -10 0111 +2 -8 1000 +3 -7 1001 +4 -6 1010 +5 -5 1011 +6 -4 1100 +7 -3 1101 +8 -2 1110 +9 -1 1111 +10 0
25/32 sta308 table 11. limiter release threshold as a function of lxrt bits 3.27 bass and treble tone control(address 1bh) the sta308 contains bass and treble tone control adjustments. these are selectable from +12db to -12db of boost or cut. these are 1st order shelving filters with a corner frequency of 150hz for bass and 3khz for treble. any gain introduced in the tone controls will carry through to the volume and limiting block without saturation. table 12. tone control boost/cut as a function of btc and ttc bits lxrt(3..0) ac(db relative to fs) drc(db relative to volume + lxat) 0000 0001 -23db -33db 0010 -16.9db -26.9db 0011 -13.4db -23.4db 0100 -10.9db -20.9db 0101 -9.0db -19.0db 0110 -7.4db -17.4db 0111 -6.0db -16.0db 1000 -4.9db -14.9db 1001 -3.8db -13.8db 1010 -2.9db -12.9db 1011 -2.1db -12.1db 1100 -1.3db -11.3db 1101 -0.65db -10.65db 1110 0db -10db 1111 +0.6db -9.4dbdb bit d7 d6 d5 d4d3d2d1 d0 name ttc3 ttc2 ttc1 ttc0 btc3 btc2 btc1 btc0 rst 01 1 10111 btc(3..0)/ttc(3..0) boost/cut 0000 -12db 0001 -12db ?? 0111 -4db 0110 -2db 0111 0db 1000 +2db 1001 +4db ?? 1101 +12db 1110 +12db 1111 +12db
sta308 26/32 3.28 coefficient address register (address 1ch) 3.29 coefficient b2 data register bits 23..16 (address 1dh) 3.30 coefficient b2 data register bits 15..8 (address 1eh) 3.31 coefficient b2 data register bits 7..0 (address 1fh) 3.32 coefficient b0 data register bits 23..16 (address 20h) 3.33 coefficient b0 data register bits 15..8 (address 21h) 3.34 coefficient b0 data register bits 7..0 (address 22h) 3.35 coefficient a2 data register bits 23..16 (address 23h) bit d7 d6 d5 d4d3d2d1 d0 name cfa7 cfa6 cfa5 cfa4 cfa3 cfa2 cfa1 cfa0 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c1b23 c1b22 c1b21 c1b20 c1b19 c1b18 c1b17 c1b16 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c1b15 c1b14 c1b13 c1b12 c1b11 c1b10 c1b9 c1b8 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c1b7 c1b6 c1b5 c1b4 c1b3 c1b2 c1b1 c1b0 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c2b23 c2b22 c2b21 c2b20 c2b19 c2b18 c2b17 c2b16 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c2b15 c2b14 c2b13 c2b12 c2b11 c2b10 c2b9 c2b8 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c2b7 c2b6 c2b5 c2b4 c2b3 c2b2 c2b1 c2b0 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c3b23 c3b22 c3b21 c3b20 c3b19 c3b18 c3b17 c3b16 rst 00 0 00000
27/32 sta308 3.36 coefficient a2 data register bits 15..8 (address 24h) 3.37 coefficient a2 data register bits 7..0 (address 25h) 3.38 coefficient a1 data register bits 23..16 (address 26h) 3.39 coefficient a1 data register bits 15..8 (address 27h) 3.40 coefficient a1 data register bits 7..0 (address 28h) 3.41 coefficient b1 data register bits 23..16 (address 29h) 3.42 coefficient b1 data register bits 15..8 (address 2ah) 3.43 coefficient b1 data register bits 7..0 (address 2bh) bit d7 d6 d5 d4d3d2d1 d0 name c3b15 c3b14 c3b13 c3b12 c3b11 c3b10 c3b9 c3b8 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c3b7 c3b6 c3b5 c3b4 c3b3 c3b2 c3b1 c3b0 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c4b23 c4b22 c4b21 c4b20 c4b19 c4b18 c4b17 c4b16 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c4b15 c4b14 c4b13 c4b12 c4b11 c4b10 c4b9 c4b8 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c4b7 c4b6 c4b5 c4b4 c4b3 c4b2 c4b1 c4b0 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c5b23 c5b22 c5b21 c5b20 c5b19 c5b18 c5b17 c5b16 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c5b15 c5b14 c5b13 c5b12 c5b11 c5b10 c5b9 c5b8 rst 00 0 00000 bit d7 d6 d5 d4d3d2d1 d0 name c5b7 c5b6 c5b5 c5b4 c5b3 c5b2 c5b1 c5b0 rst 00 0 00000
sta308 28/32 3.44 coefficient write control register (address 2ch) coefficients for eq and bass management are handled internally in the sta308 via ram. access to this ram is available to the user via an i2c register interface. a collection of i2c registers is dedicated to this function. one contains a coefficient base address, five sets of three store the values of the 24-bit coefficients to be written or that were read, and one contains bits used to control the writing of the coefficient(s) to ram. the following are step instructions for reading and writing coefficients. reading a coefficient from ram ? write 8-bit address to i2c register 1ch ? ead top 8-bits of coefficient in i2c address 1dh ? ead middle 8-bits of coefficient in i2c address 1eh ? ead bottom 8-bits of coefficient in i2c address 1fh writing a single coefficient to ram ? write 8-bit address to i2c register 1ch ? write top 8-bits of coefficient in i2c address 1dh ? write middle 8-bits of coefficient in i2c address 1eh ? write bottom 8-bits of coefficient in i2c address 1fh ? write 1 to w1 bit in i2c address 2bh writing a set of coefficients to ram ? write 8-bit starting address to i2c register 1ch ? write top 8-bits of coefficient b2 in i2c address 1dh ? write middle 8-bits of coefficient b2 in i2c address 1eh ? write bottom 8-bits of coefficient b2 in i2c address 1fh ? write top 8-bits of coefficient b0 in i2c address 20h ? write middle 8-bits of coefficient b0 in i2c address 21h ? write bottom 8-bits of coefficient b0 in i2c address 22h ? write top 8-bits of coefficient a2 in i2c address 23h ? write middle 8-bits of coefficient a2 in i2c address 24h ? write bottom 8-bits of coefficient a2 in i2c address 25h ? write top 8-bits of coefficient a1 in i2c address 26h ? write middle 8-bits of coefficient a1 in i2c address 27h ? write bottom 8-bits of coefficient a1 in i2c address 28h ? write top 8-bits of coefficient b1 in i2c address 29h ? write middle 8-bits of coefficient b1 in i2c address 2ah ? write bottom 8-bits of coefficient b1 in i2c address 2bh ? write 1 to wa bit in i2c address 2ch the mechanism for writing a set of coefficients to ram provides a method of updating the five coefficients cor- bit d7 d6 d5 d4d3d2d1 d0 name wa w1 rst
29/32 sta308 responding to a given biquad (filter) simultaneously to avoid possible unpleasant acoustic side effects. when using this technique, the 8-bit address would specify the address of the biquad b2 coefficient (e.g. 0, 5, 10, 15, ?, 50, ? 195 decimal), and the sta308 will generate the ram addresses as offsets from this base value to write the complete set of coefficient data. equalization: figure 3. data flow for single channel biquad / bass / treble block.: five user-programmable 28-bit biquads are available per channel in the sta308. these biquads run at 192khz for 48khz, 96khz, or 192khz input and at 176.4khz for 44.1khz, 88.2khz, and 176.4khz input. the prescale block is used for attenuation when filters are to be designed that boost frequencies above 0dbfs. this is a single 28-bit signed multiply, with 800000h = -1 and 7fffffh = 0.9999998808. these values are labeled cxps, with x representing the channel. the biquads use this equation: y[n] = 2(b0/2)x[n] + 2(b1/2)x[n-1] + b2x[n-2] - 2(a1/2)y[n-1] - a2y[n-2] = b0x[n] + b1x[n-1] + b2x[n-2] - a1y[n-1] - a2y[n-2] y[n] represents the output and x[n] represents the input. coefficients are defined in the following manner: cxhx0 = b2 cxhx1 = b0/2 cxhx2 = -a2 cxhx3 = -a1/2 cxhx4 = b1/2 the first x represents the channel and the second the biquad number. for example c3h41 is the b0/2 coeffi- cient in the fourth series biquad in channel 3. the biquad link bit allows all channels to use the coefficients of channel 1. bass management channel 6 provides the ability to scale and mix all channels before the biquad block. this allows for information from any channel to be redirected to this channel and then filtered appropriately for a subwoofer application. when the bme bit is set (bit d5 of configuration register a, at address 00h) the input to the biquad section is routed from the scale and mix block instead of the normal channel 6 1st stage interpolation output. eight scaling coefficients are provided to perform this function. they are labeled cxbms with x representing the channel that is being scaled. each input channel is multiplied by its corresponding scale factor and summed. the output of the summation is the output of the scale and mix block. prescale biquad1 biquad2 biquad3 biquad4 biquad5 bass/ treble from 1st interpolation stage to volume/ limiter
sta308 30/32 post-scale the sta308 provides one additional multiplication after the last interpolation stage and before the distortion compensation on each channel. this is a 24-bit signed fractional multiply. the scale factor for this multiply is loaded into ram using the same i2c registers as the biquad coefficients and the bass-management. all chan- nels can use the channel 1 by setting the post-scale link bit. ram block for biquads and bass management: index (decimal) index (hex) coefficient default 0 00h channel 1 - biquad 1 c1h10(b 2) 000000h 1 01h c1h11(b0/2) 3fffffh 2 02h c1h12(a2) 000000h 3 03h c1h13(a1/2) 000000h 4 04h c1h14(b1/2) 000000h 5 05h channel 1 - biquad 2 c1h20 000000h ??? ? ? 24 18h channel 1 - biquad 5 c1h54 000000h 25 19h channel 2 - biquad 1 c2h10 000000h 26 1ah c2h11 3fffffh ??? ? ? 45 2dh distortion compensation dcc 23?0 000000h ??? ? ? 49 31h channel 2 - biquad 5 c2h54 000000h 50 32h channel 3 - biquad 1 c3h10 000000h ??? ? ? 199 c7h channel 8 - biquad 5 c8h54 000000h 200 c8h channel 1 - pre-scale c1ps 800000h 201 c9h channel 2 ? pre-scale c2ps 800000h 202 cah channel 3 ? pre-scale c3ps 800000h ??? ? ? 207 cfh channel 8 ?pre-scale c8ps 800000h 208 d0h channel 1 ? bassm scale c1bms 000000h 209 d1h channel 2 ? bassm scale c2bms 000000h ??? ? ? 215 d7h channel 8 ? bassm scale c8bms 000000h 216 d8h channel 1 ? post-scale c1ps 800000h 217 d9h channel 2 ? post-scale c2ps 800000h ??? ? ? 223 dfh channel 8 ? post-scale c8ps 800000h 224 f0h not used ??? ? ? 255 ffh not used
31/32 sta308 outline and mechanical data a a2 a1 b c 16 17 32 33 48 49 64 e3 d3 e1 e d1 d e 1 k b tqfp64 l l1 seating plane 0.08mm dim. mm inch min. typ. max. min. typ. max. a 1.60 0.063 a1 0.05 0.15 0.002 0.006 a2 1.35 1.40 1.45 0.053 0.055 0.057 b 0.17 0.22 0.27 0.0066 0.0086 0.0086 c 0.09 0.0035 d 11.80 12.00 12.20 0.464 0.472 0.480 d1 9.80 10.00 10.20 0.386 0.394 0.401 d3 7.50 0.295 e 0.50 0.0197 e 11.80 12.00 12.20 0.464 0.472 0.480 e1 9.80 10.00 10.20 0.386 0.394 0.401 e3 7.50 0.295 l 0.45 0.60 0.75 0.0177 0.0236 0.0295 l1 1.00 0.0393 k 0? (min.), 3.5? (min.), 7?(max.) ccc 0.080 0.0031 tqfp64 (10 x 10 x 1.4mm) 0051434 e ccc
information furnished is believed to be accurate and reliable. however, stmicroelectronics assu mes no responsibility for the co nsequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of stmicroelectronics. specifications mentioned in this publicati on are subject to change without notice. this publication supersedes and replac es all information previously supplied. stmicroelectronics prod ucts are not authorized for use as critical components in life support devices or systems without express written approval of stmicroelectro nics. the st logo is a registered trademark of stmicroelectronics ? 2004 stmicroelectronics - all rights reserved ddx is a trademark of apogee technology inc. stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - singapore - spain - sweden - switzerland - united kingdom - united states http://www.st.com 32/32 sta308

▲Up To Search▲

Price & Availability of STA30813TR

	To Download STA30813TR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .